
Fig.1



,>





Fig.3






Fig.5

PROTOCOL CHANNEL MESSAGES

30	28	26	24	22	20	18	16	14		_12	2	10		8	Π	6	4	2	0
OPC	IP.	RESE	NXT	SRC	DEST	PORT	COS	S ,	ıΓ	s	Ε	CRC	Р		0			LEN	
ODE	IPX	RVED	CELL				1								_				`
			~	·								<u> </u>	نـــا			'			
62	60	58	56	54	52	50	48	46	\top	44	1	42	40)	3	8	36	34	32
			•			MO	DULE	D BIT	MA	AΡ							00	1 04	102
L —,				_						-					_	_			
30	28	26	24	22	20	18	16	14	Т	12	, 1	10		1	•		4	2	0
R							Mc PO		TM	_	_		`				-	1 2	10
		***					1110 7 0	11101	1 141	AF								····	J
62	60	58	56	54	52	50	48	46	T	44	\neg	42	40	Т	3	<u> </u>	36	34	122
PF						CKSUN			М			T-MOD		\dashv	TI	TG		MOD	32 c
M							•		"		•••			- 1	'	ı u		OPC	
																	,		
30	28	26	24	22	20	18	16	14		12	T	10	8	T	6	T	4	2	0
U			U	NTAG	GED P	ORTBI	TMAP /	SRC	PC	DRI	۲Ñ	UMBE	R (bitC)	5)			
																<u>, </u>			
62	60	58	56	54	52	50	48	46		44	T	42	40	Т	38	T	36	34	32
RS	VD	MATCH	1ED			VLAN	1 ID				\top		IC F	OF	-			NOTE I	
		FILTER	₹											•	• •		••		•
	····																		
30	28	26	24	22	20	18	16	14		12	Т	10	8	Т	6	T	4	2	0
·				OPCO					\vdash					E S		MP	<u> </u>	<u> </u>	<u> </u>
									Ц										
62	60	58	56	54	52	50	48	46		44	Т	42	40	Т	38	Т	36	34	32
R																			


Fig.6

SIDE BAND CHANNEL MESSAGES

30 28 26	04 00 00	140 40 44			-,,					
30 28 26	24 22 20	18 16 14	12 10 8	6 4	2 0					
OPCODE	DEST PORT / DESTINATION DEV ID	SRC PORT	DATA LEN	E EC ODE	cos c					
	ADDRESS									
	DATA									

Fig.7
PRIOR ART

	LAYER SEVEN- APPLICATION	
	LAYER SIX- PRESENTATION	
	LAYER FIVE- SESSION	
	LAYER FOUR- TRANSPORT	
	LAYER THREE- NETWORK	
_	LAYER TWO- DATA LINK	
	LAYER ONE- PHYSICAL	



DATA CELL DATA PACKET DATA CELL EPIC 20a

112b

٥ داز




Fig.11

FC LC BC/MC Cpy_cnt (5b) Cell_length (7b) CRC (2b) NC_header (16b) Src Count (6) IPX IP			
LINE 0 —	LINE 1	LINE 2 —	LINE 3 —




Fig.13




Fig.14






Fig.15





FFP PROGRAMMING FLOW CHART **Fig.17** 17-1 **FFP PROGRAMMING IDENTIFY ALL THE** PROTOCOL FIELDS 17-2 OF INTEREST. **DETERMINE PACKET** TYPE AND FILTER 17-3 CONDITIONS. **CONSTRUCT FILTER** 17-4 MASK DEPENDING ON **FILTER CONDITIONS** AND PACKET TYPE. **SELECT INCLUSIVE OR** 17-5 **EXCLUSIVE FILTER DEPENDING ON** PROBLEM TYPE. 17-7 17-6 FILTER FILTER ON INGRESS NO NO ON EGRESS PORT 17-8 PORT YES YES **USE INGRESS USE EGRESS** PORT MASK *,* 17-9 MASK CONSTRUCT RULES 17-10 TABLE ENTRY. INSERT THIS ENTRY 17-11 INTO RULES TABLE.

Fig.18





Fig.19






FIGURE 20





Figure 21

SFAP To SDRAM Scheduler Interface Timings



Fleure 22

FIGURE 23

SAU to SDRAM Scheduler Data Transfer

_	_ >	≯ ,	/ >	¬ ≺ ,
_		כ	-	_
_	_ >	<	>	< `
_		_		
	_ >	<	>	<
	_]	=	()
	_ >	<	>	<
	_ (')	Ц	_
	_ >	<	>	<
	_ ц	-	ш	J
	_ >	<	>	<
	_ 4	J		
	_ >	< \	\ <u>0</u>	
	_ >	>		
	_ ×	-	\sim	
			O	
	_ >	<	\times	
	. 0		m	
	. ×	-	\times	.
	m		⋖	
	\times		\times	•
	⋖		\Rightarrow	:
	\times		$\stackrel{\times}{\sim}$	
≚	<u>_</u>	0	\simeq	اید
목	√dd	S,)ati	_as
	au/	Sal	m L	aul
	2S.	m2	Jra	2 S
	æm'	<u>ra</u>	2 S (am
	Sdram2SauAddr X A X	Sdram2SauRd	Sau2SdramData XXXXX	Sdram2SauLast
	S		Ś	(V)


SDRAM Scheduler to SDU Data Transfer

	$B0 \times B1 \times C2 \times \times \times \times C0 \times C1 \times D0 \times D1 \times $			$2 \times \times$	
	31×0		/	B1 XC2	
	> E		\		
	\times		/	B	
	×		_	\A	
A A	Sdram2SduAddr \times A1	Sdram2SduLd	Sdram2SduWr	Sdram2SduData XA1	Sdram2SduLast_

FIGURE 24

FIGURE 25

SDRAM Controller Interface Timing



SDRAM Controller Data Write FIFO





FIGURE 26

FIGURE 27



Field	Left	Right	Bits
Src	310	306	5
CPUOpcode	305	302	4
BC/MC Bitmap	301	270	32
Cos	269	267	3
Р	266	266	1
FC (S)	265	265	1
LC (E)	264	264	1
CRC	263	262	2
Len (0 = 64)	261	256	6
0	255	254	2
BC/MC	253	253	1
Copy Count (0 = 32)	252	248	5
Untagged Bitmap	247	216	32
IP	215	215	1
IPX	214	214	1
Time Stamp	213	200	14
Cell Data Bytes 24-0	199	0	200
Total			311

FIGURE 28

Cell Size	SAU Words	SDRAM Words
0.0	1	2
0 1	1	3
1 0	2	4
11	2	5

Figure 29

Field	Left	Right	Bits	First Only
Last Slot	313	313	1	Χ .
Next Slot ID	312	297	16	Х
Copy Count	296	292	5	X
CPUOpcode	291	288	4	
Cell Size	287	286	2	
Р	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
0	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	

Figure 30





Figure 31






FIGURE 33






FIGURE 34


6.7

that that time time time



h (1 🕶





Floure 38




Figure 39